| Position | Senior RTL Design Engineer |
| Posted | 2025 December 04 |
| Expired | 2026 January 03 |
| Company | Proxelera |
| Location | Bangalore | IN |
| Job Type | Full Time |
Latest job information from Proxelera for the position of Senior RTL Design Engineer. If the Senior RTL Design Engineer vacancy in Bangalore matches your qualifications, please submit your latest application or CV directly through the updated Jobkos job portal.
Please note that applying for a job may not always be easy, as new candidates must meet certain qualifications and requirements set by the company. We hope the career opportunity at Proxelera for the position of Senior RTL Design Engineer below matches your qualifications.
We’re hiring an RTL Design Engineer who can own complex SoC or large subsystem blocks end-to-end. You’ll define micro-architecture from specs, develop clean SystemVerilog/Verilog RTL, and drive integration, timing, power, and area closure with PD teams. Expect deep involvement through design reviews, bug closure, and silicon bring-up.
You should bring 8+ years of hands-on ASIC RTL experience with multiple production tapeouts, strong micro-architecture skills, AMBA protocols, low-power design, and clock/reset expertise. Solid exposure to DFT, synthesis constraints, ECO flows, and cross-team collaboration is essential.
Bonus: experience with coherency, memory subsystems, DDR/PCIe, security blocks, SVA, or performance/power analysis. FPGA-only, lint/CDC-only, or management-only backgrounds won’t meet the bar.
If you want real ownership and real silicon impact, this role is worth your time.
Best,
Shahid
After reading and understanding the criteria and minimum qualification requirements explained in the job information Senior RTL Design Engineer at the office Bangalore above, immediately complete the job application files such as a job application letter, CV, photocopy of diploma, transcript, and other supplements as explained above. Submit via the Next Page link below.
Next Page »